Stefan Wahren
04fffabdf1
ARM: dts: imx6ull: add UART5 RTS input select register
The iMX6ULL UART5_RTS_B_DATA_SELECT_INPUT DAISY Register has some different
bit definitions to that same register in the i.MX6UL.
The bits for the i.MX6UL:
000 CSI_DATA03_ALT8 — Selecting Pad: CSI_DATA03 for Mode: ALT8
001 GPIO1_IO08_ALT8 — Selecting Pad: GPIO1_IO08 for Mode: ALT8
010 GPIO1_IO09_ALT8 — Selecting Pad: GPIO1_IO09 for Mode: ALT8
011 ENET1_RX_EN_ALT1 — Selecting Pad: ENET1_RX_EN for Mode: ALT1
100 ENET1_TX_DATA0_ALT1 — Selecting Pad: ENET1_TX_DATA0 for Mode: ALT1
101 CSI_DATA02_ALT8 — Selecting Pad: CSI_DATA02 for Mode: ALT8
But for the i.MX6ULL:
000 CSI_DATA03_ALT8 — Selecting Pad: CSI_DATA03 for Mode: ALT8
001 GPIO1_IO08_ALT8 — Selecting Pad: GPIO1_IO08 for Mode: ALT8
010 GPIO1_IO09_ALT8 — Selecting Pad: GPIO1_IO09 for Mode: ALT8
011 UART1_CTS_B_ALT9 — Selecting Pad: UART1_CTS_B for Mode: ALT9
100 UART1_RTS_B_ALT9 — Selecting Pad: UART1_RTS_B for Mode: ALT9
101 ENET1_RX_EN_ALT1 — Selecting Pad: ENET1_RX_EN for Mode: ALT1
110 ENET1_TX_DATA0_ALT1 — Selecting Pad: ENET1_TX_DATA0 for Mode: ALT1
111 CSI_DATA02_ALT8 — Selecting Pad: CSI_DATA02 for Mode: ALT8
Signed-off-by: Stefan Wahren <stefan.wahren@i2se.com>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2018-05-02 17:00:52 +08:00
..
2018-04-11 10:28:38 -07:00
2018-04-07 19:04:02 +09:00
2018-05-02 17:00:52 +08:00
2018-04-15 17:21:30 -07:00
2018-04-10 09:58:58 -04:00
2018-03-22 17:07:01 -07:00
2018-04-06 18:31:06 -07:00
2018-04-09 09:15:46 -07:00
2018-04-12 10:18:02 -07:00
2018-04-13 17:10:27 -07:00
2018-04-11 10:28:39 -07:00
2018-04-11 16:02:18 -07:00
2018-04-15 12:27:58 -07:00
2018-04-12 17:07:04 -07:00
2018-04-15 11:57:12 -07:00
2018-04-04 16:43:47 -07:00
2018-04-14 08:50:50 -07:00
2018-04-14 08:50:50 -07:00
2018-04-15 17:21:30 -07:00
2018-04-11 16:36:47 -07:00
2018-04-11 10:28:39 -07:00
2018-04-15 17:21:30 -07:00
2018-04-11 10:28:38 -07:00
2018-03-26 02:01:19 +09:00