1
0
Files
linux/drivers/clk
Peter De Schrijver 0b6525acd1 clk: tegra: Add PLL post divider table
Some PLLs in Tegra114 don't use a power of 2 mapping for the post divider.
Introduce a table based approach and switch PLLU to it.

Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Acked-by: Mike Turquette <mturquette@linaro.org>
Signed-off-by: Stephen Warren <swarren@nvidia.com>
2013-04-04 16:10:45 -06:00
..
2013-03-19 12:58:41 -07:00
2013-03-19 17:20:30 -07:00
2013-03-26 12:51:48 -07:00
2013-01-18 09:44:02 -08:00
2012-08-31 11:05:18 -07:00
2013-03-22 15:18:18 -07:00
2012-07-11 15:36:45 -07:00
2013-03-19 17:20:30 -07:00