1
0
Files
linux/arch/tile/kernel
Yijing Wang 503275bf37 tile/PCI: use cached pci_dev->pcie_mpss to simplify code
The PCI core caches the "PCIe Max Payload Size Supported" in
pci_dev->pcie_mpss, so use that instead of pcie_capability_read_dword().

Signed-off-by: Yijing Wang <wangyijing@huawei.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2013-09-24 12:10:04 -06:00
..
2013-09-16 15:47:32 -04:00
2013-08-30 10:20:13 -04:00
2013-08-13 16:26:01 -04:00
2013-09-03 14:53:29 -04:00
2013-09-03 14:53:29 -04:00
2013-09-03 14:51:26 -04:00
2013-08-30 11:55:53 -04:00
2013-09-03 14:51:26 -04:00
2013-08-30 10:20:13 -04:00
2012-12-14 13:06:43 +10:30
2013-09-03 14:53:29 -04:00
2013-08-12 14:46:18 -04:00
2013-09-13 11:15:24 -04:00
2013-09-03 14:53:29 -04:00
2013-08-13 16:26:01 -04:00
2013-08-30 11:56:34 -04:00
2013-08-13 16:26:21 -04:00