1
0
Files
linux/Documentation
David Lechner b6e37ce237 dt-bindings: clock: Add new bindings for TI Davinci PLL clocks
This adds a new binding for the PLL IP blocks in the mach-davinci
family of processors. Currently, only da850 has device tree support
but these bindings can also work for other SoCs in this family just
by adding new compatible strings.

Note: Although these PLL controllers are very similar to the TI Keystone
SoCs, we are not re-using those bindings. The Keystone bindings use a
legacy one-node-per-clock binding. Furthermore, the mach-davinici SoCs
have a slightly different PLL register layout and a number of quirks
that can't be handled by the existing bindings, so the keystone bindings
could not be used as-is anyway.

Signed-off-by: David Lechner <david@lechnology.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2018-03-20 09:33:08 -07:00
..
2018-01-27 20:02:24 +11:00
2017-09-22 21:57:09 +02:00
2018-02-06 16:41:29 -05:00
2018-02-02 10:47:15 +01:00
2017-11-18 11:32:27 +09:00
2018-01-27 20:02:24 +11:00
2018-01-22 08:17:16 -08:00
2017-09-26 14:58:23 -06:00
2017-12-16 22:37:12 -08:00