1
0
Files
linux/drivers
Tim Gore 950b2aaeea drm/i915/gen9: add WaClearFlowControlGpgpuContextSave
This allows writes to EU flow control registers. Together
with SIP code from the user-mode driver this resolves a
hang seen in some pre-emption scenarios. Note that this
patch is just the kernel mode part of this workaround.

v2. Oops, add FLOW_CONTROL_ENABLE macro to i915_reg.h.

Signed-off-by: Tim Gore <tim.gore@intel.com>
Reviewed-by: Arun Siluvery <arun.siluvery@linux.intel.com>
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/1458144826-17269-1-git-send-email-tim.gore@intel.com
2016-03-18 11:12:29 +00:00
..
2016-03-14 09:46:02 +10:00
2016-01-12 12:17:28 +01:00
2016-03-14 09:46:02 +10:00
2016-02-23 17:17:20 -08:00
2016-01-22 18:04:28 -05:00
2016-01-20 17:09:18 -08:00
2016-03-14 09:46:02 +10:00
2016-01-12 01:12:40 +01:00
2016-01-20 17:09:18 -08:00
2016-02-26 12:47:32 +02:00
2016-02-28 07:38:52 -07:00
2016-03-14 09:46:02 +10:00