1
0
Files
linux/drivers
Ben Widawsky a93e41618e drm/i915: generalize pte vs. register BAR allocation
All gen6+ parts so far have 1 BAR which holds both the register space
and the GTT PTEs. Up until now, that was a 4MB BAR with half allocated
to each.

I have a strong hunch (wink, nod, wink) that future gens will also keep
a similar 50-50 split though the sizes may change. To help this along
change the code to obey the rule of half the total size instead of a
hard-coded 2MB.

Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2013-04-18 09:43:11 +02:00
..
2013-02-27 19:10:15 -08:00
2013-02-27 19:10:15 -08:00
2013-03-01 13:39:00 -08:00
2013-03-15 12:58:12 -07:00
2013-02-27 19:10:18 -08:00
2013-02-27 19:10:18 -08:00
2013-02-27 19:10:19 -08:00
2013-02-22 23:31:31 -05:00