1
0
Files
linux/arch/mips/include/asm
Paul Burton e7bc855742 MIPS: Add CPU shared FTLB feature detection
Some systems share FTLB RAMs or entries between sibling CPUs (ie.
hardware threads, or VP(E)s, within a core). These properties require
kernel handling in various places. As a start this patch introduces
cpu_has_shared_ftlb_ram & cpu_has_shared_ftlb_entries feature macros
which we set appropriately for I6400 & I6500 CPUs. Further patches will
make use of these macros as appropriate.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16202/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-29 02:42:29 +02:00
..
2016-05-28 12:35:06 +02:00
2015-06-21 21:52:44 +02:00
2014-08-26 02:18:58 +02:00
2016-05-28 12:35:07 +02:00
2016-04-03 12:32:09 +02:00
2016-05-28 12:35:08 +02:00
2016-04-03 12:32:09 +02:00
2017-03-28 16:43:25 -04:00
2015-11-12 11:35:47 +01:00
2017-06-28 12:22:39 +02:00
2015-05-28 15:31:53 +02:00
2014-08-26 02:18:56 +02:00
2014-05-24 00:07:01 +02:00
2016-05-28 12:35:06 +02:00
2017-06-29 02:42:26 +02:00
2015-09-03 12:08:05 +02:00
2016-05-28 12:35:07 +02:00
2017-06-08 14:51:58 +02:00
2016-10-04 16:13:57 +02:00
2017-03-28 16:43:25 -04:00
2014-08-02 00:06:38 +02:00
2016-04-03 12:32:09 +02:00
2017-01-03 16:34:44 +01:00
2017-01-03 16:34:42 +01:00
2017-04-06 02:08:09 -04:00
2017-06-28 12:22:39 +02:00
2016-05-09 12:00:02 +02:00