Stephen Boyd
ea4f7872c7
Merge branches 'clk-ingenic-fixes', 'clk-max9485', 'clk-pxa-32k-pll', 'clk-aspeed' and 'clk-imx6sll-gpio' into clk-next
* clk-ingenic-fixes:
: - Ingenic i2s bit update and allow UDC clk to gate
clk: ingenic: Add missing flag for UDC clock
clk: ingenic: Fix incorrect data for the i2s clock
* clk-max9485:
: - Maxim 9485 Programmable Clock Generator
clk: Add driver for MAX9485
dts: clk: add devicetree bindings for MAX9485
* clk-pxa-32k-pll:
: - Expose 32 kHz PLL on PXA SoCs
clk: pxa: export 32kHz PLL
* clk-aspeed:
: - Fix name of aspeed SDC clk define to have only one 'CLK'
clk: aspeed: Fix SDCLK name
* clk-imx6sll-gpio:
: - imx6sll GPIO clk gate support
clk: imx6sll: add GPIO LPCGs
2018-08-14 22:58:39 -07:00
..
2018-06-13 07:32:10 -07:00
2018-06-07 17:34:38 -07:00
2018-06-05 15:51:21 -07:00
2018-06-06 08:16:33 -07:00
2018-08-14 22:58:39 -07:00
2018-06-15 18:10:01 -03:00
2018-06-19 10:06:29 -07:00
2018-06-14 10:25:53 -07:00
2018-06-12 16:19:22 -07:00
2018-06-10 13:01:12 -07:00
2018-06-11 18:19:45 -07:00
2018-06-06 09:08:38 -07:00
2018-06-19 10:06:29 -07:00
2018-06-17 05:25:18 +09:00
2018-06-17 05:00:24 +09:00
2018-06-15 18:10:01 -03:00