sugar/linux
1
0
Fork 0
Code Activity

dt-bindings: clock: Add Qualcomm QCS615 Camera clock controller

Browse Source 
Add DT bindings for the Camera clock on QCS615 platforms. Add the
relevant DT include definitions as well.

Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: Taniya Das <quic_tdas@quicinc.com>
Link: https://lore.kernel.org/r/20250702-qcs615-mm-v10-clock-controllers-v11-2-9c216e1615ab@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
This commit is contained in:
Taniya Das
2025-07-02 14:34:22 +05:30
committed by Bjorn Andersson
parent 48d2c6dec1
commit 8df2964990
2 changed files with 118 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
Documentation/devicetree/bindings/clock/qcom,sm6350-camcc.yaml
View File

@@ -8,16 +8,21 @@ title: Qualcomm Camera Clock & Reset Controller on SM6350
maintainers:
- Konrad Dybcio <konradybcio@kernel.org>
- Taniya Das <quic_tdas@quicinc.com>
description: |
Qualcomm camera clock control module provides the clocks, resets and power
domains on SM6350.
domains on SM6350 and QCS615 SoC.
See also:: include/dt-bindings/clock/qcom,sm6350-camcc.h
See also:
include/dt-bindings/clock/qcom,qcs615-camcc.h
include/dt-bindings/clock/qcom,sm6350-camcc.h
properties:
compatible:
const: qcom,sm6350-camcc
enum:
- qcom,qcs615-camcc
- qcom,sm6350-camcc
clocks:
items:

110
include/dt-bindings/clock/qcom,qcs615-camcc.h Normal file
View File

@@ -0,0 +1,110 @@
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
*/
#ifndef _DT_BINDINGS_CLK_QCOM_CAM_CC_QCS615_H
#define _DT_BINDINGS_CLK_QCOM_CAM_CC_QCS615_H
/* CAM_CC clocks */
#define CAM_CC_BPS_AHB_CLK 0
#define CAM_CC_BPS_AREG_CLK 1
#define CAM_CC_BPS_AXI_CLK 2
#define CAM_CC_BPS_CLK 3
#define CAM_CC_BPS_CLK_SRC 4
#define CAM_CC_CAMNOC_ATB_CLK 5
#define CAM_CC_CAMNOC_AXI_CLK 6
#define CAM_CC_CCI_CLK 7
#define CAM_CC_CCI_CLK_SRC 8
#define CAM_CC_CORE_AHB_CLK 9
#define CAM_CC_CPAS_AHB_CLK 10
#define CAM_CC_CPHY_RX_CLK_SRC 11
#define CAM_CC_CSI0PHYTIMER_CLK 12
#define CAM_CC_CSI0PHYTIMER_CLK_SRC 13
#define CAM_CC_CSI1PHYTIMER_CLK 14
#define CAM_CC_CSI1PHYTIMER_CLK_SRC 15
#define CAM_CC_CSI2PHYTIMER_CLK 16
#define CAM_CC_CSI2PHYTIMER_CLK_SRC 17
#define CAM_CC_CSIPHY0_CLK 18
#define CAM_CC_CSIPHY1_CLK 19
#define CAM_CC_CSIPHY2_CLK 20
#define CAM_CC_FAST_AHB_CLK_SRC 21
#define CAM_CC_ICP_ATB_CLK 22
#define CAM_CC_ICP_CLK 23
#define CAM_CC_ICP_CLK_SRC 24
#define CAM_CC_ICP_CTI_CLK 25
#define CAM_CC_ICP_TS_CLK 26
#define CAM_CC_IFE_0_AXI_CLK 27
#define CAM_CC_IFE_0_CLK 28
#define CAM_CC_IFE_0_CLK_SRC 29
#define CAM_CC_IFE_0_CPHY_RX_CLK 30
#define CAM_CC_IFE_0_CSID_CLK 31
#define CAM_CC_IFE_0_CSID_CLK_SRC 32
#define CAM_CC_IFE_0_DSP_CLK 33
#define CAM_CC_IFE_1_AXI_CLK 34
#define CAM_CC_IFE_1_CLK 35
#define CAM_CC_IFE_1_CLK_SRC 36
#define CAM_CC_IFE_1_CPHY_RX_CLK 37
#define CAM_CC_IFE_1_CSID_CLK 38
#define CAM_CC_IFE_1_CSID_CLK_SRC 39
#define CAM_CC_IFE_1_DSP_CLK 40
#define CAM_CC_IFE_LITE_CLK 41
#define CAM_CC_IFE_LITE_CLK_SRC 42
#define CAM_CC_IFE_LITE_CPHY_RX_CLK 43
#define CAM_CC_IFE_LITE_CSID_CLK 44
#define CAM_CC_IFE_LITE_CSID_CLK_SRC 45
#define CAM_CC_IPE_0_AHB_CLK 46
#define CAM_CC_IPE_0_AREG_CLK 47
#define CAM_CC_IPE_0_AXI_CLK 48
#define CAM_CC_IPE_0_CLK 49
#define CAM_CC_IPE_0_CLK_SRC 50
#define CAM_CC_JPEG_CLK 51
#define CAM_CC_JPEG_CLK_SRC 52
#define CAM_CC_LRME_CLK 53
#define CAM_CC_LRME_CLK_SRC 54
#define CAM_CC_MCLK0_CLK 55
#define CAM_CC_MCLK0_CLK_SRC 56
#define CAM_CC_MCLK1_CLK 57
#define CAM_CC_MCLK1_CLK_SRC 58
#define CAM_CC_MCLK2_CLK 59
#define CAM_CC_MCLK2_CLK_SRC 60
#define CAM_CC_MCLK3_CLK 61
#define CAM_CC_MCLK3_CLK_SRC 62
#define CAM_CC_PLL0 63
#define CAM_CC_PLL1 64
#define CAM_CC_PLL2 65
#define CAM_CC_PLL2_OUT_AUX2 66
#define CAM_CC_PLL3 67
#define CAM_CC_SLOW_AHB_CLK_SRC 68
#define CAM_CC_SOC_AHB_CLK 69
#define CAM_CC_SYS_TMR_CLK 70
/* CAM_CC power domains */
#define BPS_GDSC 0
#define IFE_0_GDSC 1
#define IFE_1_GDSC 2
#define IPE_0_GDSC 3
#define TITAN_TOP_GDSC 4
/* CAM_CC resets */
#define CAM_CC_BPS_BCR 0
#define CAM_CC_CAMNOC_BCR 1
#define CAM_CC_CCI_BCR 2
#define CAM_CC_CPAS_BCR 3
#define CAM_CC_CSI0PHY_BCR 4
#define CAM_CC_CSI1PHY_BCR 5
#define CAM_CC_CSI2PHY_BCR 6
#define CAM_CC_ICP_BCR 7
#define CAM_CC_IFE_0_BCR 8
#define CAM_CC_IFE_1_BCR 9
#define CAM_CC_IFE_LITE_BCR 10
#define CAM_CC_IPE_0_BCR 11
#define CAM_CC_JPEG_BCR 12
#define CAM_CC_LRME_BCR 13
#define CAM_CC_MCLK0_BCR 14
#define CAM_CC_MCLK1_BCR 15
#define CAM_CC_MCLK2_BCR 16
#define CAM_CC_MCLK3_BCR 17
#define CAM_CC_TITAN_TOP_BCR 18
#endif